The Tera MTA combines a uniform shared memory programming model, implemented using fine-grain multithreaded processors and a high bandwidth network, with an optimizing compiler that removes most of the drudgery from high performance parallel programming. The compiler and the architecture were designed together with highly satisfactory results. This talk will review and assess some of the decisions, mostly good but a few bad, that we made along the way.