

# LogiCORE PCI64 Interface v3.0

DS205 July 15, 2004

**Product Specification v3.0.129** 

## **Features**

- Fully PCI 2.3-compliant core, 64-bit, 66/33 MHz interface
- · Customizable, programmable, single-chip solution
- · Pre-defined implementation for predictable timing
- Incorporates Xilinx Smart-IP™ technology
- 3.3V operation at 0-66 MHz
- 5.0V operation at 0-33 MHz
- Fully verified design tested with Xilinx proprietary testbench and hardware
- Available for configuration and download on the web:
  - Configuration and download tool
  - User constraints file generator tool
- CardBus compliant
- Supported initiator functions:
  - Configuration read, configuration write
  - Memory read, memory write, MRM, MRL
  - Interrupt acknowledge, special cycles
  - I/O read, I/O write
- Supported target functions:
  - Type 0 configuration space header
  - Up to three base address registers (MEM or I/O with adjustable block size from 16 bytes to 2 Gbytes)
  - Medium decode speed
  - Parity generation, parity error detection
  - Configuration read, configuration write
  - Memory read, memory write, MRM, MRL
  - Interrupt acknowledge
  - I/O read, I/O write
  - Target abort, target retry, target disconnect

LogiCORE Facts		
PCI64 Resource Utilization (1)		
Slice Four Input LUTs	724	
Slice Flip-Flops	732	
IOB Flip-Flops	176	
IOBs	89	
TBUFs	352 <sup>(10)</sup>	
GCLKs	1 (2)	
Provided with Core		
Documentation	PCI Design Guide PCI Implementation Guide	
Design File Formats	Verilog/VHDL Simulation Model NGO Netlist	
Constraints Files  User Constraints File (UCF Guide File (NCD)		
Example Design	Verilog/VHDL Example Design	
Design Tool Requirements		
Xilinx Tools	v6.2i SP3	
Tested Entry and Verification Tools <sup>(3)</sup>		

Xilinx provides technical support for this LogiCORE product when used as described in the Design Guide and the Implementation Guide. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices not listed, or if customized beyond that allowed in the product documentation.

© 2004 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and further disclaimers are as listed at <a href="http://www.xilinx.com/legal.htm">http://www.xilinx.com/legal.htm</a>. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation.

NOTICE OF DISCLAIMER: All INX is providing this design, code, or information as its. By providing the design, code, or information as one possible implementation of this reature, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.



#### Notes:

- 1. The resource utilization depends on configuration of the interface and the user design. Unused resources are trimmed by the Xilinx technology mapper. The utilization figures reported in this table are representative of a maximum configuration.
- 2. Designs running at 66 MHz in devices other than Virtex™-II require one GCLKIOB and two GCLKs.
- 3. See the implementation guide or product release notes for current supported versions.
- 4. XST is command line option only. See Implementation Guide for details.
- 5. Universal card implementations require two bitstreams.
- 6. Virtex-E and Spartan-IIE recommended for CardBus.
- 7. Commercial devices;  $0^{\circ}$ C <  $T_i$  <  $85^{\circ}$ C.
- 8. For additional Part/Package combinations, see the UCF Generator in the PCI Lounge.
- 9. XC2V1000 is supported over Military Temp. range.
- 10. The Spartan-3 device does not contain TBUFs. The Xilinx tools automatically translate TBUFs to LUTs, and they are included in the worst case LUT count listed.
- 11. Virtex-II Pro devices are supported over commercial and industrial temperature ranges.

Table 1: Core Implementation

Device Supported	Power Supply	
PCI64/	66	
Virtex™ XCV300BG432-6C	3.3V only	
Virtex XCV1000FG680-6C	3.3V only	
Virtex-E XCV300EBG432-6C	3.3V only	
Virtex-E XCV1000EFG680-6C	3.3V only	
Virtex-II™ 2 XCV1000FG456-5C/I/M	3.3V only	
Virtex-II Pro™ XC2VP7FF672-6C/I	3.3V only	
Virtex-II Pro XC2VP20FF1152-6C/I 3.3V only		
Virtex-II Pro XC2VP30FF1152-6C/I 3.3V only		
Virtex-II Pro XC2VP40FF1152-6C/I 3.3V only		
Virtex-II Pro XC2VP50FF1152-6C/I 3.3V only		
Spartan-II™ XC2S150FG456-6C	3.3V only	
Spartan-II XC2S200FG456-6C	3.3V only	
Spartan-IIE XC2S300EFG456-6C	3.3V only	
PCI64/3	33	
Virtex XCV300BG432-5C	3.3V, 5.0V	
Virtex XCV1000FG680-5C	3.3V, 5.0V	
Virtex-E XCV100EBG352-6C 3.3V only		
Virtex-E XCV300EBG432-6C 3.3V only		
Virtex-E XCV1000EFG680-6C 3.3V only		
Virtex-II 2 XCV1000FG456-4C/I/M 3.3V only		
Virtex-II Pro XC2VP7FF672-5C/I 3.3V only		
Virtex-II Pro XC2VP20FF1152-5C/I	3.3V only	
Virtex-II Pro XC2VP30FF1152-5C/I	3.3V only	



Table 1: Core Implementation (Continued)

Device Supported	Power Supply	
PCI64/33		
Virtex-II Pro XC2VP40FF1152-5C/I	3.3V only	
Virtex-II Pro XC2VP50FF1152-5C/I	3.3V only	
Spartan-II XC2S100FG456-6C	3.3V, 5.0V	
Spartan-II XC2S150FG456-6C	3.3V, 5.0V	
Spartan-II XC2S200FG456-6C 3.3V, 5.0V		
Spartan-IIE XC2S100EFG456-6C	3.3V only	
Spartan-IIE XC2S300EFG456-6C 3.3V only		
Spartan-3™ XC3S1000FG456-4C/I (1) 3.3V only		

#### Note:

1. Spartan-3 PCI Solution pending production speed files.

# **Applications**

- Embedded applications in networking, industrial, and telecommunication systems
- PCI add-in boards such as frame buffers, network adapters, and data acquisition boards
- Hot swap CompactPCI boards
- · CardBus compliant
- · Any applications that need a PCI interface

# **General Description**

The LogiCORE PCI Interface is a pre implemented and fully tested module for Xilinx FPGAs. The pinout for each device and the relative placement of the internal logic are predefined. Critical paths are controlled by constraints and guide files to ensure predictable timing. This significantly reduces the engineering time required to implement the PCI portion of your design. Resources can instead be focused on your unique user application logic in the FPGA and on the system-level design. As a result, the Xilinx PCI products minimize your product development time.

The core meets the setup, hold, and clock-to-timing requirements as specified in the PCI-X specification. The PCI interface is verified through extensive simulation.

Other features that enable efficient implementation of a PCI core include:

- Block SelectRAM™ memory. Blocks of on-chip ultra-fast RAM with synchronous write and dual-port RAM capabilities. Used in PCI designs to implement FIFOs.
- SelectRAM memory. Distributed on-chip ultra-fast RAM with synchronous write option and dual-port RAM capabilities. Used in PCI designs to implement FIFOs.
- Internal three-state bus capability for data multiplexing.

The interface is carefully optimized for best possible performance and utilization in Xilinx FPGA devices.



# Smart-IP Technology

Drawing on the architectural advantages of Xilinx FPGAs, Xilinx Smart-IP technology ensures the highest performance, predictability, repeatability, and flexibility in PCI designs. The Smart-IP technology is incorporated in every LogiCORE PCI Interface.

Xilinx Smart-IP technology leverages the Xilinx architectural advantages, such as look-up tables and segmented routing, as well as floorplanning information, such as logic mapping and location constraints. This technology provides the best physical layout, predictability, and performance. In addition, these features allow for significantly reduced compile times over competing architectures.

To guarantee the critical setup, hold, minimum clock-to-out, and maximum clock-to-out timing, the PCI interface is delivered with Smart-IP constraint files that are unique for a device and package combination. These constraints files guide the implementation tools so that the critical paths always are within specification.

Xilinx provides Smart-IP constraints files for many device and package combinations. Constraints files for unsupported device and package combinations may be generated using the web-based constraints file generator.

# **Functional Description**

The PCI Interface is partitioned into five major blocks and a user application as shown in Figure 1.




Figure 1: LogiCORE PCI Interface Block Diagram



### PCI I/O Interface Block

The I/O interface block handles the physical connection to the PCI bus including all signaling, input and output synchronization, output three-state controls, and all request-grant handshaking for bus mastering.

## **User Application**

The LogiCORE PCI Interface provides a simple, general-purpose interface for a wide range of applications.

## **PCI Configuration Space**

This block provides the first 64 bytes of Type 0, version 2.3 Configuration Space Header, as shown in Table 2, to support software-driven "Plug-and-Play" initialization and configuration. This includes information for Command, Status, and three Base Address Registers (BARs).

The capability for extending configuration space has been built into the user application interface. This capability, including the ability to implement a capabilities pointer in configuration space, allows the user to implement functions such as power management and message signaled interrupts in the user application.

## Parity Generator/Checker

This block generates and checks even parity across the AD bus, the CBE# lines, and the parity signals. It also reports data parity errors via PERR# and address parity errors via SERR#.

### **Initiator State Machine**

This block controls the PCI interface initiator functions. The states implemented are a subset of those defined in Appendix B of the *PCI Local Bus Specification*. The initiator control logic uses one-hot encoding for maximum performance.

# **Target State Machine**

This block controls the PCI interface target functions. The states implemented are a subset of those defined in Appendix B of the *PCI Local Bus Specification*. The target control logic uses one-hot encoding for maximum performance.



00h Device ID Vendor ID 04h Status Command 08h Class Code Rev ID 0Ch BIST Header Latency Cache Line Type Timer Size 10h Base Address Register 0 (BAR0) 14h Base Address Register 1 (BAR1) 18h Base Address Register 2 (BAR2) 1Ch Base Address Register 3 (BAR3) 20h Base Address Register 4 (BAR4) 24h Base Address Register 5 (BAR5) 28h Cardbus CIS Pointer 2Ch Subsystem ID Subsystem Vendor ID 30h Expansion ROM Base Address 34h Reserved CapPtr 38h Reserved 3Ch Max Lat Min Gnt Int Pin Int Line 40h-FFh Reserved

Table 2: PCI Configuration Space Header

#### Notes:

1. Shaded areas are not implemented and return zero.

# **Interface Configuration**

The LogiCORE PCI Interface can easily be configured to fit unique system requirements by using the Xilinx Configuration and Download tool or by changing the HDL configuration file. The following customization options, among many others, are supported by the interface and are described in the product design guide.

- Base Address Registers (number, size, and type)
- Configuration Space Header ROM

### **Burst Transfer**

The PCI bus derives its performance from its ability to support burst transfers. The performance of any PCI application depends largely on the size of the burst transfer. Buffers to support PCI burst transfer can efficiently be implemented using on-chip RAM resources.

# **Supported PCI Commands**

Table 3 illustrates the PCI bus commands supported by the LogiCORE PCI Interface.



## **Bandwidth**

The LogiCORE PCI Interface supports fully compliant zero wait-state burst operations for both sourcing and receiving data. This interface supports a sustained bandwidth of up to 528 MBytes/sec. The design can be configured to take advantage of the ability of the LogiCORE PCI Interface to do very long bursts.

The flexible user application interface, combined with support for many different PCI features, gives users a solution that lends itself to use in many high-performance applications. The user is not locked into one DMA engine; hence, an optimized design that fits a specific application can be designed.

# **Recommended Design Experience**

The LogiCORE PCI Interface is pre implemented, allowing engineering focus on the unique user application functions of a PCI design. Regardless, PCI is a high-performance design that is challenging to implement in any technology. Therefore, previous experience with building high-performance, pipelined FPGA designs using Xilinx implementation software, constraint files, and guide files is recommended. The challenge to implement a complete PCI design including user application functions varies depending on configuration and functionality of your application. Contact your local Xilinx representative for a closer review and estimation for your specific requirements.

# Timing Specifications

The maximum speed at which your user design is capable of running can be affected by the size and quality of the design. The following tables show the key timing parameters for the LogiCORE PCI Interface.

Table 4 lists the Timing Parameters in the 66 MHz Implementations and Table 5 lists Timing Parameters in the 33 MHz Implementations.

CBE [3:0]	Command	PCI Initiator	PCI Target
0000	Interrupt Acknowledge	Yes	Yes
0001	Special Cycle	Yes	Ignore
0010	I/O Read	Yes	Yes
0011	I/O Write	Yes	Yes
0100	Reserved	Ignore	Ignore
0101	Reserved	Ignore	Ignore
0110	Memory Read	Yes	Yes
0111	Memory Write	Yes	Yes
1000	Reserved	Ignore	Ignore
1001	Reserved	Ignore	Ignore
1010	Configuration Read	Yes	Yes
1011	Configuration Write	Yes	Yes
1100	Memory Read Multiple	Yes	Yes
1101	Dual Address Cycle	No	Ignore
1110	Memory Read Line	Yes	Yes
1111	Memory Write Invalidate	No	Yes



Table 4: Timing Parameters, 66 MHz Implementation

Symbol	Parameter	Min	Max	
T <sub>cyc</sub>	CLK Cycle Time	15 <sup>1</sup>	30	
T <sub>high</sub>	CLK High Time	6	-	
T <sub>low</sub>	CLK Low Time 6			
T <sub>val</sub>	CLK to Signal Valid Delay (bussed signals)		6 <sup>2</sup>	
T <sub>val</sub>	CLK to Signal Valid Delay (point to point signals)			
T <sub>on</sub>	Float to Active Delay	2 <sup>2</sup>	-	
T <sub>off</sub>	Active to Float Delay -		- 14 <sup>1</sup>	
T <sub>su</sub>	Input Setup Time to CLK (bussed signals)	32,3		
T <sub>su</sub>	Input Setup Time to CLK (point to point signals)	52,3		
T <sub>h</sub>	Input Hold Time from CLK	0 <sup>2,3</sup> -		
T <sub>rstoff</sub>	Reset Active to Output Float	- 40		

#### Notes:

- 1. Controlled by timespec constraints, included in product.
- 2. Controlled by SelectIO configured for PCI66\_3.
- 3. Controlled by guide file, included in product.

Table 5: Timing Parameters, 33MHz Implementations

Symbol	Parameter	Min	Max	
T <sub>cyc</sub>	CLK Cycle Time	30 <sup>1</sup>	-	
T <sub>high</sub>	CLK High Time	11	-	
T <sub>low</sub>	CLK Low Time	11	-	
T <sub>val</sub>	CLK to Signal Valid Delay (bussed signals)	2 <sup>2</sup>	11 <sup>2</sup>	
T <sub>val</sub>	CLK to Signal Valid Delay (point to point signals)		11 <sup>2</sup>	
T <sub>on</sub>	Float to Active Delay	2 <sup>2</sup>	-	
T <sub>off</sub>	Active to Float Delay	-	28 <sup>1</sup>	
T <sub>su</sub>	Input Setup Time to CLK (bussed signals)	72	-	
T <sub>su</sub>	Input Setup Time to CLK (point to point signals)	10 <sup>2</sup>	-	
T <sub>h</sub>	Input Hold Time from CLK	0 <sup>2</sup>	02 -	
T <sub>rstoff</sub>	Reset Active to Output Float	-	40	

### Notes:

- 1. Controlled by timespec constraints, included in product.
- 2. Controlled by SelectIO configured for PCI33\_3 or PCI33\_5.



# **Ordering Information**

This core may be downloaded from the Xilinx IP Center. To order the Xilinx PCI core, contact your local Xilinx sales representative.

### **Part Numbers**

- DO-DI-PCI64-IP
  - Access to v3.0 64-bit 66 MHz PCI Lounge IP only core support Spartan and Virtex Families

# **Revision History**

The following table shows the revision history for this document.

Date	Version	Revision
08/30/02	1.2	Style update
12/18/02	1.3	Updated to V3.0.103; v5.li, 1st feature: 32-bit was 64/32-bit
3/3/03	1.4	Revised date to 3/3/03; updated to v3.0.105; v5.2i.
4/14/03	1.5	Updated to v3.0.106; In LogiCORE Facts table, updated PCI64/33 product listings to include Spartan-3 device support.
5/8/03	1.6	Updated Xilinx tools to 5.2i SP2; added Note 10.
9/17/03	1.7	Updated to v3.0.113; in LogiCORE Facts table, Xilinx Tools v6.1i SP1 was v5.2i SP2; date was May 8, 2003.
11/10/03	1.8	Updated to v3.0.116; in Supported Products table, PCI64/66 section, Virtex-II Pro XC2VP7FF672-6C was -7C.
12/17/03	1.9	Updated device support information in Facts Table (added Virtex-II Pro devices).
1/7/04	1.10	Updated to v3.0.117; in Supported Products table, sections PCI64/66 and PCI64/33, added Virtex-II Pro XC2VP20through XC2VP50; updated Xilinx tools to 5.2i SP3.
1/30/04	1.11	Updated to v3.0.122, updated copyright information to 2004.
4/9/04	1.12	Updated to v3.0.126; updated Xilinx tools to 6.2i SP1; added notes 11 and 12 to Supported devices table; added suffix /I to all Virtex-II Pro devices.
4/26/04	1.13	Updated build version to v3.0.128, updated Xilinx tools to 6.2i SP2, changed date to April 26, 2004.
7/15/04	1.14	Updated build to v3.0.129, and added support for Xilinx tools v6.2i SP3. The data sheet is updated to the new template.